a techfocus media publication :: May 6, 2008 :: volume XIX, no. 06

FROM THE EDITOR

This week, we examine the programmable panacea, the golden hammer, the silver bullet of electronic engineering technology.  Of course, we’re talking about the device that can end world hunger, create a lasting peace, and allow us to quietly fix our engineering boo-boos even after the customer is using our product in the field.  The FPGA is certainly one of the most well-hyped technologies ever.  In our intelligent rejection of marketing misrepresentation, however, we may be missing the quiet truths behind the scene.  Our latest feature takes a look.

Thanks for reading! If there's anything we can do to make our publications more useful to you, please let us know at:
comments@fpgajournal.com. If you'd rather sound off in public, please post your comments or questions in our new Journal Forums.

Kevin Morris – Editor in Chief
Techfocus Media, Inc.

EVENTS & ANNOUNCEMENTS

As a customer using programmable logic, claims of low-power leadership can get tiresome and confusing. But in reality, there is only one true low power leader. With power consumption as low as 5 µW, Actel's ultra-low-power IGLOO® FPGAs are the industry's leading low-power programmable logic devices. Learn more


Xilinx and Avnet Deliver Lowest Total Cost. . .  Period. Tackle the cost-sensitive high volume market with Spartan®-3 Generation FPGAs from Xilinx and design and supply chain support from Avnet. Get the new Spartan-3A FPGA Evaluation Kit for only $39 USD and experience the lowest total cost. . . Period.


Xilinx Virtex®-5 FPGA Development kit for PCIe®
Cut design time, power and cost with built-in PCIe block.
Get started now with this PCI-SIG compliant solution from Xilinx. Buy kit


Powering FPGA-Based Systems … Simply
DC/DC µModule™ regulators are complete system-in-package power supplies, ready to power your FPGA-based systems. These powerful DC/DC circuits include the inductor and MOSFETs and are simplified to resemble an IC. From low to high power, these DC/DC µModule systems are backed by Linear Technology’s rigorous testing. Click here for more


High Efficiency Power Supply Design for FPGA-Based Systems. Performance of FPGA-based systems depends on the electrical and thermal performance of DC/DC regulators. A properly packaged power management device improves regulation accuracy and stability while removing heat quickly. DC/DC µModule™ regulators from Linear Technology are complete system-in-package power supplies in an IC form-factor with optimum layout and very low thermal impedance. Click here for more


CURRENT FEATURE ARTICLES

Golden Hammer
Pursuit of the Programmable Panacea
(Kevin Morris)
Playing Pin Twister
Taray Attempts to Untangle FPGA Pin Assignment

(Bryon Moyer)
How To Implement SystemVerilog for FPGA Design
by Ehab Mohsen, Mentor Graphics Corporation
Merging with Agility
Alliance Unlocks FPGA Potential
(Kevin Morris)
Synplicity Gets Spirit
ReadyIP Announcement has Bigger Implications

(Kevin Morris)
One to Many
FPGA Design Diversifies
(Kevin Morris)
Tools and Transceivers
Dual Xilinx Announcements
(Kevin Morris)

JOURNAL WEBCASTS

NEW!! CHALK TALK Designing Embedded Systems With Linux and low cost FPGAs. Join Amelia Dalton as she chats with industry experts about simplifying embedded systems design with Linux running on low-cost programmable system-on-chip platforms. (Xilinx)

CHALK TALK Lowest Total System Cost With Xilinx
Spartan-3.
Amelia Dalton chats with Mark Moran of Xilinx about reducing your overall system cost with Xilinx Spartan-3 family of FPGAs (Xilinx)


CHALK TALK Low Cost FPGA with Serdes Lattice ECP2M. Amelia Dalton talks with Bertrand Leigh of Lattice Semiconductor about low-cost FPGAs with multi-gigabit SerDes interface capability. (Lattice Semiconductor)

CHALK TALK Crossing the Gap between Algorithm and Hardware Implementation. Join Amelia Dalton as she learns how C++ and Catapult C Synthesis can accelerate the design, implementation, and verification of complex system-level algorithms. (Mentor Graphics)

Approaching Yield in the Nanometer Age-DFM Methodology. As we dive deeper into the nanometer era, we must rethink the way we design. Tools, techniques, and methods that once worked without fail cannot hold up at the 65 and 45 nm depths, making it more challenging than ever to achieve yield. This tutorial explores these challenges within both the business and historical context of the IC design and manufacturing process. (Mentor Graphics)

CHALK TALK CES 2008. Did you miss CES? Amelia Dalton didn't! Watch Journal Webcasts coverage of the event now!

[click here for more webcasts]


Golden Hammer
Pursuit of the Programmable Panacea (Kevin Morris)


The countdown counter/timer circuit was pretty trivial to code up in VHDL.  My dev board had an old FPGA on it, but it didn’t matter.  The original version of my little design probably used less than 10% of the chip anyway.  I’d enhanced it several times, of course.  The original one loaded a big number into the register and then counted down.  When the countdown reached zero, an audio-frequency square wave was generated at an output pin.  A little amplifier circuit took the digital signal and ran it straight to a small speaker producing the desired effect – a buzzy tone that was clearly audible. 

Version two had a bit more capability.  I keyed a button on the development board to first stop the buzzing tone, then load a new (much smaller) value into the countdown register and start the countdown again.  Now, there were two controls – the master reset that configured the FPGA and started the big countdown and the new control that stopped the buzz and re-started the delay timer with a smaller value.  I also figured out that I could run the counter at audio frequencies and simply use the clock signal as the tone generator when the count reached zero.  Slowing down the clock also allowed the use of a smaller countdown register to reach my target delay – about eight hours.

When you have programmable hardware, feature creep with the device already deployed in the field is not only an engineering risk, it’s a moral imperative.  When I was watching a demo of an MP3 player built on an FPGA demo board, I knew my design had to be updated.  Now, the countdown timer would reach zero, and the MP3 demo design would be triggered to start playing music through the speaker.  No more waking up to the dreaded square wave buzz…  One more tweak to allow my MP3 of choice to be read from the removable SD card on the demo board, and my FPGA-based alarm clock was complete.  Now, I could hit the button when I went to sleep, and, eight hours later, my favorite MP3 track would burst forth from the speaker.  If I wasn’t ready to rise, I hit button number two and got a 15 minute snooze. [more]


Visit Techfocus Media


You're receiving this newsletter because you subscribed at our web site www.fpgajournal.com.
If someone forwarded this newsletter to you and you'd like to receive your own free subscription, go to: www.fpgajournal.com/update.
If at any time, you would like to unsubscribe, click here. (But we hope you don't.)
If you have any questions or comments, send them to comments@fpgajournal.com.

All material copyright © 2003-2008 techfocus media, inc. All rights reserved.
Privacy Statement