a techfocus media publication :: February 5, 2008 :: volume XVIII, no. 05

FROM THE EDITOR

This week, we’re coming to you live from DesignCon 2008 in Santa Clara, California.  Today, there was a panel session on the “Turbulent FPGA Landscape” featuring executives from the four largest players in FPGAs and FPGA-specific EDA tools.  Our latest feature discusses the broad industry trends evidenced by the discussions among these well-informed execs.  

Our second new feature from Bryon Moyer focuses a somewhat shaky spotlight on VME – its legacy and current incarnation.  FPGA-based boards often find themselves in VME-based systems and the continued evolution of this standard makes a fascinating topic.  Mr. Moyer gives us the details.

Thanks for reading! If there's anything we can do to make our publications more useful to you, please let us know at:
comments@fpgajournal.com. If you'd rather sound off in public, please post your comments or questions in our new Journal Forums.

Kevin Morris – Editor
FPGA and Structured ASIC Journal

EVENTS & ANNOUNCEMENTS

Portables everywhere just got a lot cooler with Actel’s ARM®-enabled M1 IGLOO™: the lowest power FPGA with the industry-standard 32-bit microprocessor. Discover how you can extend portable battery life by 10x in your next design, without compromising time-to-market or budgets.

Find out more.


New!  IC Journal - Do you love FPGA Journal? We're happy to announce our new IC Design and Verification Journal.  It'll be just like FPGA Journal except, you know, about ASICs and stuff.  Subscribe today for free.
Subscribe now.


 

Visit Techfocus Media

CURRENT FEATURE ARTICLES

State of the Union – Addressed
Major Players Weigh in on FPGA
Moving Data with VME
by Bryon Moyer, FPGA Journal
Pumping up Premier
Synplicity Boosts Flagship Tool
Incremental Design Moves Towards Mainstream
by Bryon Moyer, FPGA Journal
Three “I”s of FPGA Design: Iterations, Incremental and Intelligent Design Tools
by Rakesh Jain, Mentor Graphics Corp.
Actel Powers Down – Again
New ProASIC3L Family

JOURNAL WEBCASTS

CHALK TALK Meeting The Challenges of FPGA Design With Synplify Premier - Join Amelia Dalton as she investigates several new design technologies that address the top challenges faced by FPGA designers today. (Synplicity)

CHALK TALK
Accelerate SoC and ASIC Verification Using FPGA Prototypes - Join Amelia Dalton as she explores methods of ASIC verification available today and why FPGA-based prototypes offer the most affordable and most powerful solution. (Synplicity)

CHALK TALK
Advancing SoC Verification Methods – Join Amelia Dalton as she talks with experts from Mentor Graphics on processor-driven test and other techniques for solving your system-on-chip verification problems.
(Mentor Graphics)

CHALK TALK Real World Solutions for FPGAs in Ultra Low Power Applications - Join Amelia Dalton as she examines the Low Power Reference Platform from Arrow, Altera, and Linear Technology - proving that FPGAs really can run on batteries. (Altera, Arrow, Linear)

Xilinx Virtex-5 Power Optimization & Power Design Guidelines (Xilinx)

Virtex-5 FPGAs and PlanAhead Deliver Maximum Performance (Xilinx)


Accelerate Delivery of Built-in Ethernet Solutions Using ilinx FPGAs and Gigabit Ethernet Development Kit (Xilinx)

Discover How to Design With and Take Advantage of the PCI Express Hard Block in the Virtex-5 FPGA (Xilinx)

Discover How the Complete Virtex-5 PCI Express Solution Reduces Risks for Your Application (Xilinx)

An Introduction to the Xilinx Virtex-5 FPGA Family (Xilinx)


State of the Union – Addressed
Major Players Weigh in on FPGA

Today, at DesignCon 2008 in Santa Clara, CA, a panel was amassed with executives from Altera, Mentor Graphics, Synplicity, and Xilinx.  In the world of FPGA design methodology, this is the equivalent of sitting down at a table with Coke, Pepsi, the Mac and PC guys, the Protestants, Catholics and Jews, the conservatives and liberals, scotch and bourbon, and both ketchup and mustard. 

Since I was moderating the panel, and we know how these things tend to go, we had a pre-meeting before the conference to get the preliminaries out of the way: [more]


Moving Data with VME
by Bryon Moyer, FPGA Journal

There was a time when they could fill a huge stadium. They were the headliners. They were the go-to guys. And they had a good run. But, as is typical, upstarts made a grab for the spotlight, winning the attention of an audience eager for shiny new things. But this didn’t deter them, and they didn’t stop moving forward. They didn’t retreat to controversy-free PBS reunion specials. They made sure their loyal followers got what they wanted, and they kept new things coming to keep them from getting bored and looking elsewhere. It’s just that the spotlight is a fickle thing, and it has been flitting all around like a Blair Witch cameraman with Parkinson's. [more]


You're receiving this newsletter because you subscribed at our web site www.fpgajournal.com.
If someone forwarded this newsletter to you and you'd like to receive your own free subscription, go to: www.fpgajournal.com/update.
If at any time, you would like to unsubscribe, click here. (But we hope you don't.)
If you have any questions or comments, send them to comments@fpgajournal.com.

All material copyright © 2003-2008 techfocus media, inc. All rights reserved.
Privacy Statement