a techfocus media publication :: October 9, 2007 :: volume XVII, no. 02

FROM THE EDITOR

This week, we examine the myth of the technical track – the idea that there are two separate but equal career paths in a high-tech company, one through the traditional management hierarchy and another one where technical prowess is the primary promotional criteria.  How much of this structure is real and how much is a myth propagated to keep us focused on our logic analyzers instead of our diminutive pay stubs and rickety cube partitions?  Our latest feature takes a look.

Thanks for reading! If there's anything we can do to make our publications more useful to you, please let us know at:
comments@fpgajournal.com. If you'd rather sound off in public, please post your comments or questions in our new Journal Forums.

Kevin Morris – Editor
FPGA and Structured ASIC Journal

Visit Techfocus Media

CURRENT FEATURE ARTICLES

Myth of the Technical Track
Management Migration of Engineering Talent

Happy Birthday!
FPGA Journal Turns 4

Pumping Up Precision
Mentor Upgrades Synthesis
Low Power Processing
Actel Igloo Meets ARM Cortex M1
ARM and Altera
Why You Should Care
A New Way to Design FPGAs
by Simon Bloch, Mentor Graphics Corp.
Battery-Powered Proof
Development Board with a Mission
Auto Market Assault
Actel Announces Progress

JOURNAL WEBCASTS


Myth of the Technical Track
Management Migration of Engineering Talent

Those of us who go through engineering training arrive and depart with a wide range of expectations and purposes.  Some of us were just good at math and science as kids, and we followed that inertia into an engineering program with little thought of long-range lifestyle implications.  We simply chose the college program that most closely mimicked our favorite subjects in high-school and… voila – we popped out with an engineering degree.  During our last year of college, of course, the recruiters invaded the campus with well-rehearsed and elaborate spiels setting our salivary glands on edge with detailed descriptions of generous benefits packages, big starting bonuses, on-site basketball gyms, and company cafeterias. 

Our work would be challenging and interesting, and we’d get to play with some of the coolest gadgets on the planet while developing new and innovative technology that most of the world couldn’t even yet conceive.  Our new billion-dollar benefactor would watch over us and care for our careers with the patience and nurturing instincts of our own mothers, and we’d likely grow old and retire singing the anthem of our company while our stock options multiplied into magnificent fortunes.

Three years and two layoffs later, we woke up in a six-foot gray cubicle staring at an obsolete monitor, working our way through a batch of bug reports on a product that was about to be discontinued – backed by a pyramid of Mountain Dew cans we’d created as an effigy to late night lab sessions fighting feverishly to get the product out the door only a few months late with what we all pretended was an acceptable level of quality.

At some point during this journey, we probably began to realize that we should start trying to take our futures into our own hands, and engaged in some form of ill-informed career planning.  This might have even involved a sit-down meeting with an HR professional at our employer-du-jour (not the old HR professional that just got fired, but the new one that’s working closely with management to re-vamp our career ladder and improve morale among the engineering staff). [more]

EVENTS & ANNOUNCEMENTS

Tired of Long Compile Times? Try Quartus II Software
Download the latest version of Quartus® II software--the #1 design software in performance and productivity for CPLDs, FPGAs, and structured ASICs. Version 7.2 has improved place-and-route algorithms and is the only FPGA software with multiprocessor support, resulting in 3X faster compile times.
Download the 30-day trial!


Introducing Precision RTL Plus
Precision RTL Plus is the latest addition to the Precision Synthesis family of products which builds on Precision RTL by delivering a vendor-independent solution for breakthrough productivity.  Precision RTL Plus provides three industry-first capabilities for every designer, regardless of level of expertise, to reach timing closure faster, minimize the impact of late cycle design changes and make efficient use of FPGA architectural blocks. 
Learn More About Precision RTL Plus!

Did you miss the ARM Developers' Conference?

Join Amelia Dalton, host of Journal Webcasts for Journal Webcasts' coverage of the ARM Developers' Conference. Journal Webcasts brings you interviews with key participants, booth visits, and quite a few other surprises from from the ARM Developers' Conference & Design Pavilion.

Click here to register


Webcast: Meet Your FPGA Design Requirements
Design engineers spend a lot of effort trying to close timing and meet power budgets. Learn how Stratix® III FPGAs and Quartus II software enable you to improve performance by 25%, reduce compile times by 50%, and reduce power consumption by 45%.

View the webcast now!


You're receiving this newsletter because you subscribed at our web site www.fpgajournal.com.
If someone forwarded this newsletter to you and you'd like to receive your own free subscription, go to: www.fpgajournal.com/update.
If at any time, you would like to unsubscribe, click here. (But we hope you don't.)
If you have any questions or comments, send them to comments@fpgajournal.com.

All material copyright © 2003-2007 techfocus media, inc. All rights reserved.
Privacy Statement