a techfocus media publication :: February 6, 2007 :: volume XIV, no. 05

FROM THE EDITOR

This week, we continue to track Xilinx’s string of announcements as they launch their new DSP-enabled Virtex-5 SXT line.  SXT has a higher concentration of the newer, wider, faster, lower-power DSP-48 blocks.  It also brings high-speed transceivers onto the DSP platform for the first time (hence the “T” designation in “SXT”).  Our latest feature article takes a closer look.

Thanks for reading! If there's anything we can do to make our publications more useful to you, please let us know at:
comments@fpgajournal.com. If you'd rather sound off in public, please post your comments or questions in our new Journal Forums.

Kevin Morris – Editor
FPGA and Structured ASIC Journal


Visit Techfocus Media

CURRENT FEATURE ARTICLES

Daring DSP
Xilinx’s New SXT
ISE Storm
Xilinx 9.1i Packs New Capabilities
Prototype to Production
Lattice Launches FreedomChip
FPGA’s Final Frontier
Programmable Logic at CES

TotalRecall
Synplicity Innovates in Verification
Dangling Propositions
2006 in FPGA
Power Exploration in High-Level Synthesis
by Anil Khanna and Shawn McCloud, Mentor Graphics
A Techfocus Tribute
From our JOURNAL Family's Journal

JOURNAL WEBCASTS


Daring DSP

Xilinx’s New SXT

These days, FPGAs are the rarely-disputed champions of single-chip DSP processing power.  The sheer volume of data you can crunch with a chip that can (conceptually, at least) crank out hundreds of multiplications per cycle at clock frequencies approaching half-a-gigahertz is staggering.  No competing technology matches the raw GMACs numbers that FPGAs can claim.

Often, a claim is as far as it goes, however, with significant design barriers barring the path between your elegantly-parallelizable algorithm and the neatly-arranged rows of multipliers and accumulators waiting on your FPGA.  Sometimes, the barrier is in the I/O ring of the chip as it can be difficult to feed all those hungry multipliers with enough data to keep them busy.  Now, with their new 65nm Virtex-5 SXT family, Xilinx has added high-speed serial transceivers to the DSP-enabled FPGA mix.  Along with beefed-up DSP blocks, additional RAM, and other goodies, this FPGA family hits a whole new level in potential DSP performance.

Beginning with Virtex-4, Xilinx began offering a variety of flavors in their FPGA families – some with more connectivity, some with more embedded computing resources, some with more DSP resources.  With “last season’s” 90nm Virtex-4 – Xilinx had 3 flavors – “LX,” which had the most basic logic fabric, “SX” which had the most DSP resources, and “FX” which had high-speed transceivers and embedded PowerPC processors.  Now, with Virtex-5, they’ve expanded to four flavors, and transceivers are being offered with a much larger number of them – a testament to the proliferation of serial connectivity in today’s system designs. [more]

EVENTS & ANNOUNCEMENTS

Xilinx Spartan-3 Generation FPGAs

Introducing the World's Lowest Cost I/O Optimized FPGAs
Get the Spartan-3A FPGA Advantage
All the choice you need to solve any design challenge
Get your Starter Kit Today!


EMBEDDED TECHNOLOGY JOURNAL

A weekly e-mail newsletter from techfocus media (publishers of FPGA and Structured ASIC Journal) dedicated to the design and application of embedded systems and software.

SUBSCRIBE NOW - FREE!



You're receiving this newsletter because you subscribed at our web site www.fpgajournal.com.
If someone forwarded this newsletter to you and you'd like to receive your own free subscription, go to: www.fpgajournal.com/update.
If at any time, you would like to unsubscribe, click here. (But we hope you don't.)
If you have any questions or comments, send them to comments@fpgajournal.com.

All material copyright © 2003-2007 techfocus media, inc. All rights reserved.
Privacy Statement