a techfocus media publication :: November 21, 2006 :: volume XIII, no. 08

FROM THE EDITOR

It's a holiday week here in the US, where we celebrate with a traditional dish that's beautiful and perfect on the outside - concealing a large cavity in the middle. As engineers, sometimes our expertise is like that as well, with a big discrepancy between the confident exterior we show to the world and the reality of our knowledge and technical capability. Our holiday feature article "The Secret" takes an introspective look.

Thanks for reading! If there's anything we can do to make our publications more useful to you, please let us know at:
comments@fpgajournal.com. If you'd rather sound off in public, please post your comments or questions in our new Journal Forums.

Kevin Morris – Editor
FPGA and Structured ASIC Journal

CURRENT FEATURE ARTICLES

The Secret
Hidden Holes in our Engineering Expertise
Team SDR
Extreme Collaboration
Computational Bottlenecks and Hardware Decisions for FPGAs
by Dave Strenski, Cray Inc.
Stratix III
Altera Sails into Sixty-five
Low-Cost ASIC Conversion Targets Consumer Success
by Terry Danzer, AMI Semiconductor, Inc.
The Haunting of Fab 51
An FPGA Designer's Nightmare
Adrift...
Dataquest Dumps Design Automation

JOURNAL WEBCASTS


The Secret
Hidden Holes in our Engineering Expertise

"…It works the same as assertions in System Verilog," he said. 

I quickly nodded my head -- maybe too quickly.  "Oh, OK, I see," I replied, almost before he had finished his sentence.

I wanted to give him confidence that the message was received so he would move on in the conversation.  If I looked puzzled, perplexed or confused - if I showed weakness or hesitation, he might linger in the lounge of this idea.  He might hang around here in the vicinity of trouble.  He might catch the scent of fear and decide to dally in the neighborhood of the current line of discussion - the one that was dangerously close – tenuously, terrifyingly, torturously close to the secret.

It was time to move him along.

"So, take me the rest of the way through the verification flow," I implored.

There was a slight pause before he complied. 

In that moment, my heart raced, my face flushed, my mouth went dry.  Had he felt it?  Was my secret compromised?  Was he merely being merciful in segueing the conversation smoothly to a more comfortable topic?  [more]


Visit Techfocus Media

EVENTS & ANNOUNCEMENTS

Download over 100 technical papers submitted by Mentor Graphics and our FPGA Vendor partners. 
Discover the latest tools and trends in FPGA Design. 
 - ASIC Prototyping
 - RTL Reuse
 - SystemVerilog for FPGA Designers
New titles added every month.  Download Today!

EMBEDDED TECHNOLOGY JOURNAL
A weekly e-mail newsletter from techfocus media (publishers of FPGA and Structured ASIC Journal) dedicated to the design and application of embedded systems and software.
SUBSCRIBE NOW - FREE!


You're receiving this newsletter because you subscribed at our web site www.fpgajournal.com.
If someone forwarded this newsletter to you and you'd like to receive your own free subscription, go to: www.fpgajournal.com/update.
If at any time, you would like to unsubscribe, click here. (But we hope you don't.)
If you have any questions or comments, send them to comments@fpgajournal.com.

All material copyright © 2003-2006 techfocus media, inc. All rights reserved.
Privacy Statement