a techfocus media publication :: August 8, 2006 :: volume XII, no. 06

FROM THE EDITOR

This week, while your favorite editor braves the desert heat to explore the incredible canyons in Zion National Park in southern Utah, we bring you an interesting look at a recent announcement from a company called SoftJin. If successful, their configurable synthesis engine could help startups in programmable logic get up to speed on critical synthesis capabilities much more quickly than in the past, and with more of their engineering resources left over to focus on other key parts of the programmable logic problem.

Also, for those of you that might occasionally seek the geeky (or at least the Rube Goldbergian), we’re transmitting this editor blurb today from inside an Airstream trailer in a remote location in the Utah desert. Atop our roof sits a high-gain cellular antenna connected to a 38dB bi-directional amplifier/repeater which seems to provide adequate signal for a Palm Treo to establish a GPRS connection. That GPRS connection is used by a laptop which, in turn, is serving up a shared connection via a portable Linksys Wi-Fi hub to my Laptop. If anyone out there in technophile land can think of a more convoluted solution to this problem, please drop us an e-mail at comments@fpgajournal.com.

Kevin Morris – Editor
FPGA and Structured ASIC Journal

CURRENT FEATURE ARTICLES

Critical Commoditization
SoftJin Simplifies Synthesis
Electronic Elitism
DAC Divulges Design Tool Dilemmas
DAC Previsited
Dawn of the Design Tool Decade
System-Level Sideshow
ESL Eases FPGA Design
Tooling up for 65nm
Xilinx Updates Software for Virtex-5
Logic Lockdown
Design Security Part 2
Security Blanket
Protecting Your System in an Age of Paranoia

WEBCASTS

JOURNAL WEBCASTS ON DEMAND:

"Designing 2Gbps Parallel I/O with the LatticeSC FPGA" sponsored by Lattice Semiconductor
Click to view now

Lattice's new 90nm LatticeSC family -- General introduction, sponsored by Lattice Semiconductor.
Click to view now


Critical Commoditization
SoftJin Simplifies Synthesis

The fortress of an established FPGA company has many walls. One side is defended by the incredible cost of creating a competitive programmable logic architecture in a cutting-edge process geometry. With the leverage of a process node or two between you and your competitors, you can successfully fend off an attack by a less-established company simply by being in production with a line of parts on the current smallest geometry available. However, the basic architectures of programmable logic are now fairly well known and not well defended by current patents, so anybody with good business sense, a little creativity, and enough venture cash to crunch out a few mask sets can be shipping silicon in short order.

Established FPGA companies also defend their turf with well-trained sales and support teams. Building a sales organization is a complicated, slow, and expensive business, but established distributors are willing to pick up a novel line if it shows promise of filling a market niche. If you’re starting your own FPGA company, you can usually get some leverage by taking advantage of existing distribution to market to sell your chips.

One of the hardest moats to cross for an aspiring FPGA competitor is the challenge of fielding a robust set of tools that will enable your customers to do something useful with your devices. While you can buy your way into other areas of the chip-making business, technology-specific design tools like synthesis and place-and-route are another story. Both of these tool technologies are highly dependent on the vagaries of your particular creative architecture, and both take significant time and money to develop to a mature state.

The established FPGA companies are generally pretty quiet about how much they spend on design tool development, but it is rumored to be roughly equal to what they spend on chip design. Certainly both Xilinx and Altera have very large software engineering organizations dedicated to the development and refinement of architecture-specific design software. Competitive tools are essential to the success of their product lines. Ready availability of these tools at a low cost to their customers also forms a significant competitive barrier against smaller competitors.

Other FPGA vendors rely heavily on partnerships with established EDA companies like Synplicity and Mentor Graphics in order to field a set of capable design tools. Unfortunately for a new FPGA startup, it can be hard to make a business case as to why one of these EDA companies should invest significant resources in supporting your novel architecture unless you can lead them to large numbers of customers they wouldn’t otherwise capture. This is almost never the case for a small, new company rolling out a new technology. [more]

EVENTS & ANNOUNCEMENTS

FPGA Synthesis Hands-On Technical Workshops
"Avoiding Costly FPGA Respins" AND "Achieving Timing Closure for Complex FPGAs".
Register for these limited seating workshops in your area: San Jose, El Segundo, Irvine, San Diego, Austin and Dallas. East Coast cities coming soon.
Submit your interest today before space runs out!

EMBEDDED TECHNOLOGY JOURNAL
A weekly e-mail newsletter from techfocus media (publishers of FPGA and Structured ASIC Journal) dedicated to the design and application of embedded systems and software.
SUBSCRIBE NOW - FREE!


Visit Techfocus Media


You're receiving this newsletter because you subscribed at our web site www.fpgajournal.com.
If someone forwarded this newsletter to you and you'd like to receive your own free subscription, go to: www.fpgajournal.com/update.
If at any time, you would like to unsubscribe, click here. (But we hope you don't.)
If you have any questions or comments, send them to comments@fpgajournal.com.

All material copyright © 2003-2006 techfocus media, inc. All rights reserved.
Privacy Statement