a techfocus media publication :: July 4, 2006 :: volume XII, no. 01

FROM THE EDITOR

This week, we take a look at Xilinx's new ISE 8.2i announcement. Besides bringing us compatibility with the new Virtex-5 65nm FPGAs, Xilinx has added a host of new capabilities to their software tools platform that warrant further exploration. Our latest feature brings you the details.

Our Journal Jobs recruiting site continues to ramp up with a host of new employment opportunities for programmable logic professionals.  If you're looking for a better opportunity, or if you're looking to hire some of the savviest design talent in the industry, stop by www.journaljobs.com and see what we've got going.

Thanks for reading! If there's anything we can do to make our publications more useful to you, please let us know at: comments@fpgajournal.com

Kevin Morris – Editor
FPGA and Structured ASIC Journal

LATEST NEWS

June 28, 2006

Xradia Announces New X-ray Solutions for Advanced Semiconductor Packaging

June 27, 2006

Nallatech Unveils the First High-Performance Computing Family of FPGA-based Products Hosted in IBM BladeCenters; Nallatech launches new HPC offerings at the International Supercomputing Conference (ISC) 2006

Atmel Offers Seamless 802.15.4/ZigBee Migration for AVR-based Embedded Sensor and Control Applications


EVENTS & ANNOUNCEMENTS

The Xilinx Virtex-5 family is the world’s first 65nm
FPGA.
Built on the revolutionary ExpressFabric
architecture, it is the ultimate system integration
platform, delivering unmatched performance, ultimate
connectivity, optimized power, and the lowest system
cost. The Virtex-5 family offers four platforms, each
with an optimized balance of capabilities and on-chip
resources Avnet is offering qualified registrants a FREE
Virtex-5 Data Book on CD.
Request your copy today.

EMBEDDED TECHNOLOGY JOURNAL
A weekly e-mail newsletter from techfocus media (publishers of FPGA and Structured ASIC Journal) dedicated to the design and application of embedded systems and software.
SUBSCRIBE NOW - FREE!


CURRENT FEATURE ARTICLES

Tooling up for 65nm
Xilinx Updates Software for Virtex-5
Logic Lockdown
Design Security Part 2
Security Blanket
Protecting Your System in an Age of Paranoia

Catapult Levels Up
Mentor Attacks ESL Subsystem Design
Complex ASIC Timing Verification Converges with FPGA-Based Designs
by Alessandro Fasan, Altera Corporation
Domesticating DSP
The Shifting Sands of Datapath Design
Should You Reuse RTL?
by Tom Dewey, Mentor Graphics Corporation

WEBCASTS

JOURNAL WEBCASTS ON DEMAND:

"Designing 2Gbps Parallel I/O with the LatticeSC FPGA" sponsored by Lattice Semiconductor
Click to view now

Lattice's new 90nm LatticeSC family -- General introduction, sponsored by Lattice Semiconductor.
Click to view now


Tooling up for 65nm
Xilinx Updates Software for Virtex-5

Every time FPGAs hit a new process generation, there is a buzz. People want to hear about the underlying architecture, learn how fast the new devices will go, guess at how much logic they'll hold, speculate on whether we'll need a small nuclear power plant to operate them, and marvel at marketing's ability to take something already quite impressive and exaggerate it to the point where we have no idea what it can actually do. We tingle with excitement. We wait a year until actual devices are available. Then, when the magic moment comes and we get our much anticipated first look at the parts, they look like a little square of plastic and metal just like all the parts we've seen for the past twenty years. The logo is updated, but all the extremely cool stuff is otherwise completely obscured. This is where FPGAs don't offer the same opportunity for nerdly worship that, say, drag racers do. With most other technologies, the cool stuff is right out where you can see it – in all its chrome-plated, titanium-tinted, carbon-fiber-reinforced glory.

In FPGAs, our first (and often only) opportunity to get inside and kick the tires of a new FPGA family is when the software is available. During our use of any FPGA technology, 99% of our interaction with the product as designers will actually be with the software tools and not with the devices at all. Those exotic chips will sit there on the lab bench soldered to our development boards looking basically square and boring.

A few weeks ago, Xilinx announced the world's first 65nm FPGAs – Virtex-5. Instead of having to wait a year to see them, I got to see one right away. Evidently, Xilinx has had them in select customers' hands for a few months now, and they actually physically exist. My hands almost trembled as I held the development board. OK, not really. Still, there it was looking just like all the other Virtex parts, only with a 5 tattooed on the top (all part of a smart new logo, of course). Now, however, the software is out and we can all take a serious (albeit virtual) look at the new line. [more]


Visit Techfocus Media
 


You're receiving this newsletter because you subscribed at our web site www.fpgajournal.com.
If someone forwarded this newsletter to you and you'd like to receive your own free subscription, go to: www.fpgajournal.com/update.
If at any time, you would like to unsubscribe, click here. (But we hope you don't.)
If you have any questions or comments, send them to comments@fpgajournal.com.

All material copyright © 2003-2006 techfocus media, inc. All rights reserved.
Privacy Statement