FROM
THE EDITOR
Normally, we wouldn't be bothering you with the behind-the-scenes, techno-geek minutia of the online publishing business, but all you engineers will probably be interested to know that we're moving to new, much faster servers this week. Our traffic has been growing so fast that our service providers have officially kicked us upstairs.
We're working hard to make sure that there's minimal downtime and that you get your weekly dose of the Journals on time, but bear with us if there's a hiccup. It's just technology transition taking its toll.
Our first new feature article this week follows that theme. Did you know that FPGA and Structured ASIC journal works a lot like a programmable logic device? We’ll give you a quick behind-the-scenes tour where you’ll see that even journalists can learn a lot from programmable platform-based design.
Our second new feature comes from Dave Wiens of Mentor Graphics. Dave tells us that FPGAs, while solving some of our toughest design problems, sometimes push the problem downstream to other areas of our design. Higher-density packages, for example, can cause new and improved headaches for our favorite board designers down the hall.
2006 is set to be an exciting year, and we're gearing up to bring you more of the top-quality articles and news you expect, along with a few additional surprises that we'll be announcing in the next few weeks.
Thanks for reading! If there's anything we can do to make our publications
more useful to you, please let us know at: comments@fpgajournal.com
Kevin Morris – Editor
FPGA and Structured ASIC Journal
|
LATEST NEWS
January 10, 2006
Credence Sapphire D-10 System Wins 'Best in Test Award' From Test & Measurement World Magazine
Industry Accolades Roll in for Actel
January 9, 2006
Xilinx Announces 8.1i Release of WebPACK - Industry's Only Free Fully Featured Design Suite
Altera's Cyclone II and MAX II Devices Selected by General Dynamics for Joint Tactical Radio System
STMicroelectronics Offers Turnkey Solution for Mobile WiMAX Base Stations
AccelChip Expands Model-Based Design Solution with Automated Generation of C++ Verification Models
January 6, 2006
NComputing's New Xtenda X300 Desktop Expansion Kit Allows Three Additional Users to Share One Host PC; New System Builder/OEM Product Leverages Altera's Low-Cost FPGA Family to Reduce Hardware and Networking Cost for SOHO Users
Nero Demonstrates AVC/H.264 High Profile Decoding IP Core at CES 2006
January 5, 2006
MIT OpenCourseWare Adds Course on Bluespec Methodology; ESL Synthesis Instruction Now Available to Educators, Self-Learners, Students
QuickLogic FPGA-Based Mobile Application Board Shortens Development Time of Wi-Fi and HDD Bridging Solutions for Intel PXA27x Applications
QuickLogic Continues Push into Portable Applications Embedding SDIO into Low Power FPGAs
Sanyo Realizes Industry-Leading Image Quality Using Altera Programmable Logic for Home Theater Systems
January 4, 2006
Xilinx at 2006 Consumer Electronics Show (CES)
New Cinema-Quality 3D Video Processor From Sensio Based on Xilinx Spartan-3 FPGAs
Xilinx Demonstrates Industry's First Programmable ExpressCard Solution
Xilinx Targets Fast-Moving, Multi-Function Smart Handset Market With Industry's First Programmable Demonstration Platform
January 3, 2006
VMETRO Ships Conduction Cooled, Rugged VXS Board
Bluespec Kicks Off 2006 with VLSI 2006 Tutorial, Banquet Keynote; Will Demonstrate ESL Synthesis Solution for Control Logic, Complex Datapaths
|
|
Field Programmable Journalism
Learning from a Programmable Publication
Content and concept are an interesting combination. People read FPGA and Structured ASIC Journal each week to learn from its content – articles, announcements, analysis, advertisements, and alliteration -- all of them working together to inform and entertain engineers interested in programmable logic and structured ASIC design. Interestingly, it turns out that there’s a lot we can learn about programmable logic from FPGA Journal’s concept, too. That’s because FPGA Journal is to technical publications what FPGAs are to system design – highly flexible, fast to market, field programmable, field upgradeable, and at times, a fair bit of fun.
You choose an FPGA because, perhaps, your design needs to get to market fast without all the process hurdles of a custom ASIC or even a board. Using an FPGA on a readymade board, you can whip up a complex custom circuit with a very small team in nothing flat. Each Monday, using our online publishing system, we create a new issue of the FPGA Journal and Embedded Technology Journal newsletters, update the websites to match, and distribute the two publications to over 26,000 subscribers in less than 24 hours. While you may argue that daily newspapers have been pulling off comparable feats for a century or so, we do the entire operation, including delivery (Did I mention that we deliver to over 85 countries?) with single-digit layout, publishing, and distribution staff. That digit is also less than five.
[more]
Design Challenges Flow Down-Stream
by Dave Wiens, Mentor Graphics Corporation
Innovations within one domain of electronic product design typically have an unforeseen impact on other areas. For instance, innovation within FPGA devices that has enabled increased functional complexity and I/O performance has introduced challenges downstream during PCB design. Increased functional complexity has resulted in increased I/O pins per device and increased package pin density. In addition, increased I/O performance has resulted in a tighter set of PCB interconnect constraints to minimize degradation of high-speed signals as they travel between devices. The ability to leverage FPGA I/O flexibility to optimize FPGA/PCB performance offers significant value, but has been well documented, and will not be addressed in this article.
Impact of increased functional complexity
The drive towards complex systems-on-FPGA has coupled with the drive for reduced product form factors, resulting in the perfect storm on a PCB: incredibly high pin count devices packed into incredibly small packages. The PCB designer has been left with the challenge of effectively connecting the high-density device to the rest of the components on the board. Decreasing the dimensions (e.g. trace widths/spacings and drill hole sizes) of traditional copper-on-laminate through-hole PCB structures so the connections can be made has not worked – the reduced dimensions stretched the PCB fabrication envelope, resulting in lower than acceptable yields.
[more]
EVENTS & ANNOUNCEMENTS
Net Seminar - "Design ASSPs Faster"
View this net seminar from Altera to learn key reasons why it makes sense to develop your ASSP design with an FPGA, and how you can still have the option to use cost-reduced structured ASICs for volume production.
Click here to view seminar
|
Achieve synergy from design to production with Altera.
Only Altera gives you the ability to accelerate time to market with high-density FPGAs and also increase profitability with structured ASICs. Take advantage of both the inherent flexibility of Stratix II FPGAs and the low cost of HardCopy II structured ASICs with a seamless migration between the two. Learn how Altera's Stratix II FPGAs and HardCopy II structured ASICs together provide a unique synergy from design to production.
Click here for more info
|
FIND A BETTER JOB. Browse new JOURNAL JOBS section from FPGA Journal to find challenging and rewarding opportunities with the FPGA industry’s top companies. Journal Jobs is specifically for FPGA professionals – more of what you’re looking for, less of what you’re not.
Browse now!
|
EMBEDDED TECHNOLOGY JOURNAL - A weekly e-mail newsletter from techfocus media (publishers of FPGA and Structured ASIC Journal) dedicated to the design and application of embedded systems and software.
SUBSCRIBE NOW - FREE!
|
|

|