a techfocus media publication :: November 16, 2004 :: volume V, no. 07


FROM THE EDITOR

This week we sneak a peek into the secret labs of EDA and FPGA vendors to examine the back room black art of benchmarking. In these places, giant racks of high-speed servers grind away tirelessly trying to figure out if a new synthesis algorithm improves timing, or if a new FPGA architecture’s routability is adequate. The companies that provide FPGA tools and technology invest considerable expertise, time, and money measuring their progress and trying to size up their competition.

Next week, we’ll be taking an in-depth look at the options for taking your design into large-volume production including structured ASIC, low-cost FPGA, and a number of innovative alternative solutions.

Thanks for reading! If there's anything we can do to make our publications more useful to you, please let us know at: comments@fpgajournal.com

Kevin Morris – Editor
FPGA and Programmable Logic Journal

LATEST NEWS

November 16, 2004

Xilinx Launches Wireless Base Station Initiative With Delivery of OBSAI- Compliant Reference Design

Express Logic Delivers ThreadX RTOS Support for Altera's Nios II Embedded Processor

National Instruments Extends LabVIEW to Control Design and Simulation; New Interactive Control Design Tools Deliver Solution for Developing Real-Time Control Systems

ASSET's Design-for-Test --DFT -- Services Tapped by Xilinx for PLD Boundary-Scan -- JTAG -- Validation

Ellacoya Introduces the e30 Next Generation Service Control Switch for Delivering IP Services

Zaiq Technologies Ships SystemC Support

November 15, 2004

Cadence Takes Formal Verification to Next Level with Conformal 5.0

Spectrum Signal Processing Adds High-Speed Digital IF Interface Module and Reference Design to SDR-3000 Product Line

Lattice Introduces New Evaluation Platforms for LatticeEC FPGAs

Silicon Navigator Announces Plans to Introduce the Next Generation of EDA Tools for Optimizing Multi-Million Gate Design Flows

Altera and PLDApplications Announce First FPGA PCI Express Solution to Pass All PCI-SIG Compliance and Interoperability Tests

Bluespec and Novas Create the First Comprehensive Debug Environment for High-Level Synthesis

Actel Expands IP Offering With New High-Performance DDR Memory Controller Core

Ateme Participates in MPEGIF's H.264 Interoperability Tests

Aldec and Magma Deliver a Seamless Front-to-Back FPGA Design Flow

New Lattice ispLEVER 4.2 Design Tool Suite Now Available; Increased Performance, Dozens of New Features, Using Fewer Computing Resources

November 11, 2004

Mercury Computer Systems Announces VisageRT Embedded Software for Advanced Medical Imaging

November 10, 2004

Mentor Graphics and Xilinx Collaboration Reduces Design Time and Optimizes Performance for Integrated FPGA-on-Board Designs

ASI SIG to Participate in Panel Session on the New Landscape of Serial Interfaces; Denali MemCon Event to Feature High-Profile Vendors Discussing Emerging Industry Standards

Visit Techfocus Media

CURRENT FEATURE ARTICLES

Benchmarking Battlefield
Measuring the Metrics of FPGA Technology

High DRAMa

Making Memory Manageable
Overview of Memory Types and DDR Interface Design Implementation
by Laxmi Vishwanathan, Dan Schaffer, Jock Tomlinson, Lattice Semiconductor Corp.
Package Deal
How to Pick the Best Wrapper for Your FPGA
Engineers Speak Out
The Voice of the FPGA Design Community
Does Single-pass Physical Synthesis Work for FPGAs?
by Sanjay Bali, Mentor Graphics Corp.
Wally Rhines
Leading Mentor Down the Path Less Traveled
Energy Efficient Application Design using FPGAs  
by Sumit Mohanty and Viktor K. Prasanna,
University of Southern California

Metal Mangling Mayhem
Does CycloneBot Dream of Electric Sheep?


Benchmarking Battlefield
Measuring the Metrics of FPGA Technology

In our previous article “Terminology Tango 101” we poked fun at the myriad metrics given by programmable logic companies in their publications and data sheets. While it’s fun to make fun of the confusion induced by this dizzying data, it is also interesting and useful to dig past the difficulties of agreeing on units and dimensions and to take a look at the actual processes that are used to test our tools and evaluate our architectures. While there is a good deal of obfuscation built into the numbers that are presented to the public, the companies that publish them do make a significant effort to measure accurately and inform realistically. The problem is that constructing and conducting an accurate and reasonable test of FPGA tool and architecture performance is incredibly complex.

Domain Specific Dilemma
First, we need to understand that the range of applications being targeted to programmable logic is growing broader every day. In the past, it was interesting and relevant to publish an estimated gate count and a rough idea of maximum operating frequency as a means of informing the design community of the capabilities of a particular FPGA architecture. Today, however, with FPGAs containing a wealth of embedded hard IP and being used for everything from digital signal processing, to embedded and reconfigurable computing, to high-speed serial I/O, it is virtually impossible to measure and report on what’s relevant to every design team considering a particular tool or technology for their project.

FPGA companies have mostly abandoned counting equivalent ASIC gates or “system gates” in favor of reporting the number of logic cells or look up tables (LUTs) contained in a particular architecture. Now, however, with devices containing vast numbers of embedded multipliers, huge amounts of block and distributed RAM, high-performance RISC processors, and a host of complex I/O hardware, the LUT count is only a small part of the story. Likewise, measuring the clock speed of the programmable LUT fabric misses much of the relevant performance potential of a device in a real application. Factors such as the serial I/O bandwidth, the equivalent DSP performance, and the processing power are probably even more meaningful today than old-school FPGA metrics. [more]

ANNOUNCEMENTS

The Xilinx Virtex-4 LX25 Evaluation Kit from Avnet
Electronics Marketing helps design engineers get started
with the Xilinx Virtex-4 family. The kit features a Virtex-4
XC4VLX25-FF668 FPGA surrounded by a rich set of peripheral devices and provides an affordable and easy-to-use platform for evaluating and prototyping any Virtex-4 LX design. For a limited time, Avnet is offering the Virtex-4 LX25 Evaluation Kit at a reduced price of $299.
Click here to take advantage of this limited-time discount.

Discover how Nexar reduces your FPGA system development time with Altium's LiveDesign Evaluation Kit: Explore the benefits of running real software on real hardware in real time. Have an FPGA-based embedded system up and running in minutes for only US$99*! Altium's LiveDesign Evaluation Kit gives you: 30-day unlimited access to Nexar2004; a versatile Development Board featuring a choice of either a Altera Cyclone or Xilinx Spartan-3 FPGA device; and over 20 'Live' example projects allowing you to interactively build, test and implement digital systems, including entire processor-based systems on FPGAs. Click here for more info!

Find a better job. Browse FPGA Journal’s new job listings to find challenging and rewarding opportunities with the FPGA industry’s top companies. Journal Jobs is specifically for FPGA professionals – more of what you’re looking for, less of what you’re not. Browse now!


FPGA Journal has teamed with Demos on Demand™ to provide streaming video demos from over 70 EDA, PLD and IP vendors to our readers.  Programming is comprised of in-depth product demos from across the entire spectrum of IC design, from ESL design entry through layout--as presented by product managers, AEs, and other subject maire.tter experts. More info.


Hire the best FPGA talent in the industry with FPGA Journal Job Listings. Starting this month you can reach 30,000 active FPGA professionals by advertising your FPGA-related positions in Journal Jobs. Click here for info.


You're receiving this newsletter because you subscribed at our web site www.fpgajournal.com.
If someone forwarded this newsletter to you and you'd like to receive your own free subscription, go to: www.fpgajournal.com/update.
If at any time, you would like to unsubscribe, send e-mail to unsubscribe@fpgajournal.com. (But we hope you don't.)
If you have any questions or comments, send them to comments@fpgajournal.com.

All material copyright © 2003-2004 techfocus media, inc. All rights reserved.
Privacy Statement