| FROM
THE EDITOR
This week we take a look at the perilous world of packaging. While
the part of the FPGA beyond the pins may seem a bit unglamorous,
choosing the proper package type is a critical decision in your
design process. We help you analyze your priorities in our “Package
Deal” feature article.
We’re also getting a ton of traffic on our new jobs and
demos pages. We’ve got more new content planned for the coming
months, so stay tuned and keep your comments coming on what else
you’d like to see in FPGA Journal.
Thanks
for reading! If
there's anything we can do to make our publications more useful
to you, please let us know at: comments@fpgajournal.com
Kevin Morris – Editor
FPGA and Programmable Logic Journal
|

EVENTS
Register
for Altera's SOPC World 2004 Today!
Experience detailed technical sessions
on embedded processing, high-speed design, DSP,
and leveraging direct memory access. PLUS: Explore
live demos from Altera and its partners and see Altera's
roadmap. Click
here for more information.
|
Industry-Leading
Embedded Processor Workshops!
Learn how to use Xilinx® technology to develop embedded
software applications, architect a PowerPC™-based system,
and more during three exciting Memec Insight workshops, beginning
October 5. Specially priced development boards and software
exclusively for attendees. Click
here.
|
|
|
Package Deal
How to Pick the Best Wrapper for Your FPGA
Choosing an FPGA package is both simple and fun.
We have flat-pack, via-stack, timing
sometimes outa’ whack; BGA,
pin-array, tin-whisker sneak attack, lead-free, QFP, 12-layer PCB; cavity-up,
cavity-down, ceramic, plastic, heat-sink ground; flip-chip, classic DIP,
moisture-sensitive micro-chip… OK, wait. Let’s break this
down.
Package selection is one of the
most important and least understood aspects of part selection for most
FPGA designers. While the digitally inclined among us are savvy to
the subtleties of speed-grade selection and cognizant of the complexities
of LUT-counting, we tend to glaze over at mere mention of solder-balls
and thermal resistance. In that no man’s
land where logic design meets the physical world, our happy realm of
zeros and ones is invaded by terrifying creatures like materials properties,
mechanical specifications, and ambient temperatures.
You can simplify the problem significantly
if you take two important steps. First, partner with the people doing
the mechanical and board layout on your project. You’ll find
them quite friendly, and they probably paid attention in those classes
you avoided, skipped, or slept through in engineering school. The choice
of package can have an enormous impact on the cost and complexity of
their job as well as on the performance and reliability of your finished
project, so it pays to have them heavily involved from the beginning.
Second, you need to make a list of the primary considerations
in package selection and decide which ones are priorities for your design.
You can use this as a road map when you’re navigating the jargon-laden
jungle of package data sheets. When you break down your basic requirements,
choosing the package becomes almost an exercise in the obvious.
[more]
ANNOUNCEMENTS
| Discover how Nexar reduces your
FPGA system development time with Altium's LiveDesign Evaluation
Kit: Explore the benefits of running real software
on real hardware in real time. Have an FPGA- based embedded
system up and running in minutes for only US$99*! Altium's
LiveDesign Evaluation Kit gives you: 30-day unlimited access
to Nexar2004; a versatile Development Board featuring a choice
of either a Altera Cyclone or Xilinx Spartan-3 FPGA device;
and over 20 'Live' example projects allowing you to interactively
build, test and implement digital systems, including entire
processor-based systems on FPGAs. Click
here for more info! |
Stratix II, the biggest & fastest FPGAs,
are shipping
now! -- The revolutionary Stratix II FPGAs have the
highest density, highest performance, and most
efficient architecture on the market. The new
innovative logic structure in Stratix II FPGAs enables
50% faster performance with 500 MHz internal clock
speed, up to 180K equivalent logic elements (LEs), and
9 Mbits of RAM, all at lower cost. Click
here.
|
Constrained
by FPGAs and ASSPs but can’t afford cell-based
ASICs? Experience the power and performance
of RapidChip® Platform ASICs RapidChip combines
the high-density, high performance benefits of cell-based
ASICs with the fast time-to-market and customization
benefits of FPGAs. Find out how RapidChip® with
its arsenal of quick time to market features and
ultra-high gate counts provided the right silicon
to position the Trimble Force 524 GPS receiver at
the top of the market and as state-of-the-art. Download
the case study now.
|
Test
drive Active HDL 6.3.
Active-HDL 6.3 provides you with a universal FPGA
design environment supporting
all levels of design creation, project management,
revision control, HTML
documentation and mixed-HDL verification. Get graphical
design entry,
testbench automation, mixed VHDL, Verilog, Native
SystemC and EDIF simulation
all in one easy-to-use Windows-based product.
Download
FREE evaluation NOW!
|
Find a better job. Browse FPGA
Journal’s new job listings to find challenging
and rewarding opportunities with the FPGA industry’s
top companies. Journal Jobs is specifically for
FPGA professionals – more of what you’re
looking for, less of what you’re not. Browse
now!
|
FPGA Journal has
teamed with Demos on Demand™ to
provide streaming video demos from over 70
EDA, PLD and IP vendors to our readers. Programming
is comprised of in-depth product demos from
across the entire spectrum of IC design, from
ESL design entry through layout--as presented
by product managers, AEs, and other subject
matter experts. More
info.
|
Hire the best FPGA talent in the industry with
FPGA Journal Job Listings. Starting this month
you can reach 30,000 active FPGA professionals
by advertising your FPGA-related positions in Journal
Jobs. Click
here for info.
|
|

|