Welcome
to week four of FPGA Journal Update. This week we look at low-cost,
high-volume applications of programmable logic and examine programmable
logic's part in each phase of the consumer technology adoption
lifecycle.
Watch
next week for our feature on three key innovations that moved
FPGAs from supporting roles to center stage in fast-to-market
system design. The following week, we'll bring you our take on
the new wave of ASIC-like physical design tools making their way
onto your FPGA design desktop.
We
continue to receive a great deal of input from readers on our
feature articles, and we're glad you're reading! We welcome your
feedback. In our three weeks of publication, this newsletter has
grown to over 1200 readers in 55 countries, and over 80% are engineers.
We are excited that so many designers are turning to us for information,
and we'll work hard to make it worth your while.
If
there's anything we can do to make our publications more useful
to you, please let us know at: comments@fpgajournal.com
Thanks
for subscribing!
Kevin
Morris
Editor - FPGA and Programmable Logic Journal
|
LATEST
NEWS
Oct
21, 2003
Ultratech,
Inc. Receives Follow-on Order from Taiwan's SPIL Foundry for 300 MM Bump
Tool
Modelware
Announces Availability of CSIX-NPSI SmartBridge for Interoperability of
Network Processors and Switch Fabrics
NEC
Electronics and Synplicity Expand Structured ASIC Agreement
Modelware
Announces PluriBus iUniversal Bus Interface Core for Multi-Rate, Multi-Protocol
Applications
HyWire
Ltd. Collaborates With Industry Leaders To Offer Search Engine Solution
to Networking Customers; Cooperation Provides Customers With Complete
Design Solution
Network
Processors Conference West 2003 Exhibitor Profiles
Oct
20, 2003
Altera
Discusses the Future of ASICs and the Role of FPGAs in Traffic Management
Atrenta
and Aptix Partner to Deliver Predictive Analysis for Pre-Silicon Prototyping
Platform; Streamlines SoC Integration and Verification
Xelerated
Launches Industry-Leading, Low Cost Solutions for Large IPv4/IPv6 Forwarding
Tables; Over 1M Routes at 40 Gb/s While Dissipating Less Than 12 Watts!
EE
Times Names Synplicity's Ken McElvain as One of the Semiconductor Industry's
Top Influencers
Lattice
Semiconductor Reports Third Quarter Results
Altera
Reports Third Quarter Results; New Products Drive Continuing Growth
Oct
16, 2003
Lattice
Semiconductor Announces Executive Changes
Xilinx
Reports Second Quarter FY04 Results; Margins at Highest Levels Since September
Quarter of CY2000
Cypress
Reports Third Quarter 2003 Results
Oct
15, 2003
LSI
Logic Announces ZSP(R) Digital Signal Processor Core Module Boards For
ARM+DSP Solution
Altera
Recognizes Japanese Customers For Product Innovation
Altera
and Gidel Announce Stackable Development System
Anadigm's
Latest Programmable Analog Design Software Adds Improved Simulation and
Check Sheet Coverage, Automates New Range of Circuit Types
|
| CURRENT
FEATURE ARTICLES
Pinching
Pennies
Low-cost FPGAs target consumer applications
Design
Tool Quandary
Which design-tool flow is right for your project?
Beyond
Processors
Implementing high-performance DSP algorithms in FPGA
Evaluating
Performance
FPGAs vs. DSPs, by Jeff Bier, BDTI
Making
the Transition
FPGA Primer for ASIC designers
Does
your child own an FPGA? Until fairly recently, the answer to that
question would have been a confident “no,” but technology
and market dynamics are conspiring to put programmable logic devices
in places where we would least expect them. While the ASIC vs. FPGA
debate has raged in the domain of low-volume, high-margin systems,
things on the consumer product front have remained fairly quiet.
There was no reasonable alternative to ASIC for very-high-volume
projects such as toys and consumer electronics, due primarily to
the enormous unit-cost penalty of programmable logic devices.
The
good folks who brew up sophisticated FPGAs for us weren’t
content with low-volume, high-production cost applications and prototyping.
They saw huge market potential in bringing the joys of field-programmability
into the realm of mass-produced systems. If a few nagging problems
like unit cost, power, and performance could be solved, they reasoned,
design teams could get products to market faster, handle engineering
change orders more easily, and take advantage of flexible manufacturing
inventory in ways that ASIC implementations could never match.
With
ASIC design schedules often pushing a year or more and most FPGAs
easily completed in 20 weeks or less, the market-share gains from
being first to market with a new product generation can easily outweigh
some incremental cost for an FPGA implementation. In fact, for many
projects, the anticipated cost-reduction step of moving to ASIC
never happens, as incremental feature requirements just roll the
product onto another round of programmable-logic. Additionally,
the vendors have been hard at work narrowing the incremental cost
gap. The newest generations of devices from Altera, Xilinx, Actel,
and Lattice specifically target low-cost/high-volume applications
and differentiate themselves based on various aspects of performance
in that realm.
[more]

|

|