 |
|
|
|
|
|
Geneva, Switzerland, 06 October/PRNewswire/ -- Designed with 8 TI C6415 DSP Processors, the Mango Seagull PCI constitutes a compelling video processing and imaging solution. Combining multiple flexible I/O, the Seagull offers a programmable solution for even the most demanding video and imaging applications. Ease of design is further enhanced with the ready-for-use Mango video libraries such as the JPEG Encoding and MPEG-4 libraries. These video libraries include a comprehensive set of video compression encoders and decoders as well as many imaging functions. This architecture allows for high-speed user interfaces to be implemented with data transfers controlled via the FPGA. Furthermore, the FPGA functions as a co-processor to enhance the capability of video data manipulation. Unprecedented Power and Performance The Seagull PCI board is built around four processing clusters. Each cluster contains an ALTERA FPGA EP1S20F780C6 STRATIX Processor (Upgradeable to the EP1S60F780C6) as well as two TI TMS320C6415 DSPs running at 600 - 720 MHz. Each DSP has 32 MB of 64-bit SDRAM that it shares with the FPGA. All clusters are connected via a 640 Mbytes/sec, full duplex bus. I/O is provided via a front panel high speed FPDP II connector or via a mezzanine connector that can be designed to support any I/O type. Currently, Mango DSP plans to support Camera Link interface as well as analog video I/O and SDI. All I/O is directed to an FPGA for communication purposes as well as pre-processing. Additional I/O can be provided via PCI or through a 33MHz/32 Bit PMC station with P4 connected to an FPGA as well. About Mango DSP (http://www.mangodsp.com/) As leading manufacturers of the world's most versatile multiprocessing hardware and software solutions, we produce highly complex multi-functional systems based on densest amount of DSP processors on a board. Our products serve both traditional and emerging markets including the homeland security, communications, medical imaging, aerospace, and video technologies. |
|
|
|
|
All
material on this site copyright © 2006 techfocus media, inc.
All rights reserved.
FPGA and Structured ASIC Journal Privacy Statement |
