|
|
Source: GIDEL Gidel Annouces Capacity Increase for PROCSTARIII™ FPGA Board For SoC Prototyping and ASIC EmulationAltera’s Stratix III 340L FPGA Now Available February 18, 2008. Or-Akiva, Israel. GiDEL, a leading supplier of FPGA-based compute accelerator systems, today announced that the new PROCStarIII™ family of products is now available with the largest capacity and fastest FPGA, the Stratix III 340L from Altera. With four such FPGA devices, pipelined SoC designs up to 12 million ASIC gates in size can be prototyped and verified. Multiple systems can be combined for verifying even larger designs. “Altera’s Stratix III FPGAs enable our PROCStarIII system to achieve leading-edge performance and maximum flexibility to fit the SoC verification needs of our customers,” said Reuven Weintraub, President and CTO, GiDEL. Key Features of the PROCStarIII are as follows: GiDEL’s PROCWizard Software and available integrated third party applications provide and an easy-to-use environment for design partitioning, FPGA implementation and design debug. “GiDEL’s PROCStarIII development system gives designers an enormous amount of flexibility and resources for system development,” said Danny Biran, senior vice president of product and corporate marketing for Altera. “The combination of our Stratix III FPGAs and GiDEL’s board architecture enables GiDEL to deliver a development system that will meet the requirements of almost any designer.” The system’s Stratix III FPGAs can also provide reconfigurable hardware implementation of complex algorithms to deliver embedded application specific processing acceleration. A broad range of Stratix III FPGAs are available to match the computational capacity and speed of the system to user’s requirements. The PROCStarIII is CameraLink registered as a Frame Grabber and Image Processing product, like its sister products, the PROCStarII™, PROCSparkII™ and PROCe™ systems. Configurations and pricing can be obtained by contacting GiDEL. About GiDEL.
|
|
|
|
|
All
material on this site copyright © 2003-2008 techfocus media, inc.
All rights reserved. FPGA and Structured ASIC Journal Privacy Statement |