Source: Lattice Semiconductor Corporation
December 3, 2007

Lattice Partners With Oregano Systems To Introduce IEEE 1588 Industrial Ethernet IP Core

- IP Core Supports IEEE 1588 Clock Synchronization and Can Be Delivered as an IP Core or ASSP -

HILLSBORO, OR -- DECEMBER 3, 2007 -- Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced the availability of Industrial Ethernet Intellectual Property (IP) from the newest member of its ispLeverCORE( Connections program, Oregano Systems Design and Consulting. Oregano has ported their IEEE 1588 IP core for clock synchronization over Ethernet to the LatticeXP( and LatticeXP2( FPGA families. This IP core implements a popular IEEE standard that is used for many Industrial Ethernet applications to ensure that the various nodes in a network have synchronized real time clocks. The combination of Oregano Systems' Industrial Ethernet solutions experience, and Lattice's non-volatile, instant-on LatticeXP and LatticeXP2 FPGA devices, enables Oregano to provide a range of IP delivery options and also offers customers a secure, small footprint solution.

"Oregano Systems is pleased to partner with Lattice and to offer our Industrial Ethernet IP on the Lattice FPGA devices," said Nikolaus Kerö, a Principal of Oregano Systems. "The Lattice devices are easy to port to and they allow Oregano to offer customers flexible options with our SYN1588(r) family of products. The solution can be delivered as a standard IP core, or Oregano can program it onto a LatticeXP or LatticeXP2 device and deliver it as an Application Specific Standard Product (ASSP)."

"We are pleased to partner with Oregano Systems as a member of the ispLeverCORE Connections program," said Stan Kopec, Lattice corporate vice president of marketing. "Oregano has already demonstrated its ability to rapidly integrate their Industrial Ethernet IP with Lattice's FPGA technology. We are looking forward to providing this IP to our common customers, and expanding our joint solution offerings."

IP Cores from Oregano Systems
Under the brand name of SYN1588, Oregano Systems offers a range of IP cores compliant with the IEEE 1588 clock synchronization standard. Each core implements a local high speed, high resolution clock, which is attached to the MII -- the interface between the physical layer IC and the MAC -- via a so-called time stamping unit. All SYN1588 products are bundled with the respective PTP stack and driver software, enabling the customer to integrate the core with little effort.
The SYN1588 IP core is available in netlist format for the non-volatile, instant-on LatticeXP and LatticeXP2 FPGA families. The IP cores are configurable for serial or parallel interfaces, as well as a number of trigger inputs and clock outputs. All IP cores are completely verified by Oregano to 100% code coverage and are shipped with automated test benches.

About the LatticeXP2 FPGA Family
The LatticeXP2 family of FPGA devices contains on-chip Flash memory, which provides multiple benefits including instant-on capability (less than 1ms from power up), TransFR(tm) technology for live FPGA updates, 128 bit AES encryption for secure design updates and FlashBAK(tm) architecture for persistent memory needs. LatticeXP2 device densities range from 5K to 40K Look Up Tables (LUTs) with built-in, hard coded DSP blocks.

About Oregano Systems Design and Consulting
Oregano Systems Design and Consulting Ltd. offers both IP cores and design services for FPGAs and Embedded Systems focused primarily but not exclusively on industrial electronics and telecom applications. Located in Vienna, Austria, the company was founded in 2001 as a spin-off from the Vienna University of Technology, where the fundamental technology for highly accurate and fault tolerant clock synchronization via Ethernet networks was developed.

Aside from its IP core business, the Oregano Systems design team offers full design support ranging from simple interface adaptations to complete SoC and Embedded Systems design. Currently, the Oregano Systems design team includes over ten design engineers, with more than one hundred years of combined experience in the area of FPGA and ASIC design. For more information, visit http://www.oregano.at/

About Lattice Semiconductor
Lattice Semiconductor Corporation provides the industry's broadest range of Programmable Logic Devices (PLD), including Field Programmable Gate Arrays (FPGA), Complex Programmable Logic Devices (CPLD), Mixed-Signal Power Management and Clock Generation Devices, and industry-leading SERDES products.

Lattice continues to deliver "More of the Best" to its customers with comprehensive solutions for system design, including an unequaled portfolio of high-performance, non-volatile and low-cost FPGAs.

Lattice products are sold worldwide through an extensive network of independent sales representatives and distributors, primarily to OEM customers in communications, computing, industrial, consumer, automotive, medical and military end markets. For more information, visit http://www.latticesemi.com

Statements in this news release looking forward in time are made pursuant to the safe harbor provisions of the Private Securities Litigation Reform Act of 1995. Investors are cautioned that forward-looking statements involve risks and uncertainties including market acceptance and demand for our new products, our dependencies on our third party software suppliers, the impact of competitive products and pricing, technological and product development risks and other risk factors detailed in the Company's Securities and Exchange Commission filings. Actual results may differ materially from forward-looking statements.

Lattice Semiconductor Corporation, Lattice (& design), L (& design), FlashBAK, LatticeXP, LatticeXP2, ispLeverCORE, TransFR and specific product designations are either registered trademarks or trademarks of Lattice Semiconductor Corporation or its subsidiaries in the United States and/or other countries.
GENERAL NOTICE: Other product names used in this publication are for identification purposes only and may be trademarks of their respective holders.