|
|
|
Technolabs Selects The LatticeECP2M FPGA Family For Its CIPHOP 900 IP Digital Radio System Embedded Block RAM Capacity, High Performance DSP Blocks Key Factors in Decision HILLSBORO, OR -- NOVEMBER 7, 2007 -- Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced that Technolabs S.p.A. has selected the LatticeECP2M FPGA for use in its next generation "fast Ethernet over radio" microwave radio platform, the CIPHOP 900. The LatticeECP2M FPGA will be used to process the 10/100BaseT Ethernet data that is transmitted by the radio link after being processed by the modem demodulator. The CIPHOP 900 IP (Internet Protocol) digital radio system is an optimized and cost-effective solution for Short-Haul "Ethernet over radio" connections in mobile and access networks. The CIPHOP 900 IP system is part of the CIPHOP 900 family of microwave products, which offers a complete range of cost-effective solutions for low capacity transmission for access and cellular networks, both voice and data services. The system is specifically suited for the interconnection of cellular networks and WiMax base stations and radio controllers. However, the system also can be used effectively for public and private networks that support LAN-to-LAN data transmission, and to implement cost effective communications solutions in rural areas. "The LatticeECP2M FPGA is an excellent choice for Technolabs, because it provides us with a large amount of RAM and DSP blocks upon which to build the packet-based Ethernet data interface," said Bruno Guardiani, General Manager of Technolabs S.p.A. "The LatticeECP2M FPGA, combined with Lattice's Ethernet IP, allowed us to quickly build a robust and reliable Modem-Demodulator to feed the radio channel." "Our LatticeECP2M FPGA family has set a new industry standard by providing leading-edge customers like Technolabs 'More of the Best:' a low-cost FPGA that nonetheless boasts the performance and features of more expensive competitive devices," said Stan Kopec, Lattice corporate vice president of marketing. About the LatticeECP2M FPGA Family About Technolabs Leveraging the experience acquired during nearly 25 years of R&D activities, Technolabs develops post-sales services tailored to a specific customer's needs. Technolabs also provides skilled resources in the areas of development processes, advanced applications and leading technologies. About Compel Group The Compel Group consists of nineteen distinct companies located on four continents, each offering specific expertise in the design, development and implementation of the different products and services included in the Group's product portfolio. Synergy is achieved by providing each company with a set of centralized services, improving their price competitiveness and flexibility. The Compel Group has over 1200 employees, with 26% engaged in R&D activities. About Lattice Semiconductor Lattice Semiconductor Corporation provides the industry's broadest range of Programmable Logic Devices (PLD), including Field Programmable Gate Arrays (FPGA), Complex Programmable Logic Devices (CPLD), Mixed-Signal Power Management and Clock Generation Devices, and industry-leading SERDES products. Lattice continues to deliver "More of the Best" to its customers with comprehensive solutions for system design, including an unequaled portfolio of high-performance, non-volatile and low-cost FPGAs. Lattice products are sold worldwide through an extensive network of independent sales representatives and distributors, primarily to OEM customers in communications, computing, industrial, consumer, automotive, medical and military end markets. For more information, visit http://www.latticesemi.com Statements in this news release looking forward in time are made pursuant to the safe harbor provisions of the Private Securities Litigation Reform Act of 1995. Investors are cautioned that forward-looking statements involve risks and uncertainties including market acceptance and demand for our new products, our dependencies on our third party silicon suppliers, the impact of competitive products and pricing, technological and product development risks and other risk factors detailed in the Company's Securities and Exchange Commission filings. Actual results may differ materially from forward-looking statements.
|
|
|
|
|
All
material on this site copyright © 2003-2007 techfocus media, inc.
All rights reserved. FPGA and Structured ASIC Journal Privacy Statement |