|
|
|
SynaptiCAD Acquires Bi-Directional Verilog to VHDL Translation Software; Offers HDL Translation ServiceBlacksburg, Virginia, October 17, 2007, SynaptiCAD has recently acquired exclusive development and distribution rights to V2V, Hardware Description Language (HDL) translation software from Alternative System Concept (ASC) for HDL translation for an undisclosed amount. V2V is a set of command line tools that perform automatic translations of source code from VHDL to Verilog and vice versa. Dan Notestein, president of SynaptiCAD, explains the reason for the technology transfer: "A lot of our customers have expressed interest in translating IP and legacy models so that they can debug in a single-language environment. After investigating the available options, we determined that ASC had the best technology for doing these conversions." "The translators fit well into our current HDL product portfolio of test bench generators, debuggers, and simulators and we can achieve better synergy in the future by directly integrating the translators into our debugging graphical interface," added Notestein. "ASC is focused on promoting our Electronic System Level low power tools and other innovative products stemming from our Small Business Innovation Research (SBIR) Program work, and we are pleased to have our popular Hardware Description Language translators, which have been proven in hundreds of design applications for more than a decade find a good fit with SynaptiCAD's customer needs," commented, Jake Karrfalt, CEO of Alternative System Concepts. About V2V The translators are a good addition to the SynaptiCAD HDL product portfolio of test bench generators, debuggers, and simulators. SynaptiCAD expects to deliver improved productivity by directly integrating the V2V translators with their BugHunter Pro, debugging graphical interface. The V2V tools can also used for library translation and automated model generation. About V2V's Test Bench Knowledge Translation Services Pricing and Availability
|
|
|
|
|
All
material on this site copyright © 2006 techfocus media, inc.
All rights reserved.
FPGA and Structured ASIC Journal Privacy Statement |