HOME :: JOB LISTINGS :: WEBCASTS :: ARCHIVES :: MEDIA KIT :: SUBSCRIBE :: FORUMS


BusinessWire
September 26, 2007 06:00 AM Pacific Daylight Time

Synplicity and Xilinx® to Hold Worldwide ASIC Verification Seminar Series

Companies Highlight New Approaches to Accelerate ASIC, ASSP and SoC Verification Using FPGAs

SUNNYVALE, Calif.--(BUSINESS WIRE)--Synplicity, Inc. (NASDAQ:SYNP):

WHAT:
Synplicity, Inc. (NASDAQ:SYNP), a leading supplier of innovative IC design and verification solutions, and Xilinx, Inc. (NASDAQ:XLNX), the world's leading supplier of programmable logic solutions, recognize that verifying today's multi-million gate designs, while still meeting time-to-market requirements, has become a huge challenge for ASIC and ASSP designers. This technical and educational seminar will present industry-leading design and verification methodologies and provide valuable information to help designers save time and money on current and future design projects.

Discussion will include:
-- Why use FPGA prototypes
-- Choosing an FPGA technology
-- Board-level design considerations
-- Build'n'buy choices for the FPGA board
-- Making the ASIC design FPGA ready
-- Getting onto the board
-- In-system debug
-- Fixing bugs and quick iteration

WHERE:

This free seminar series will be held in locations throughout Europe, North America and Asia Pacific. For more information, please visit Synplicity's website at www.synplicity.com/events/synplicity_xilinx_2007/.

WHEN:

The seminar series kicks off in Europe on October 4, 2007. For specific dates, times, and locations, please visit Synplicity's website at www.synplicity.com/events/synplicity_xilinx_2007/.

WHO:
The seminar series will benefit:
-- ASIC, ASSP and FPGA designers
-- Verification engineers
-- System architects
-- Engineering and project managers



 

All material on this site copyright © 2006 techfocus media, inc. All rights reserved.
FPGA and Structured ASIC Journal
Privacy Statement