|
|
|
Lattice To Showcase Award Winning 90NM FPGAs, Present Paper At The Embedded Systems Conference Silicon Valley- New PCI Express Solutions, Open Source Embedded Microprocessor and Software Design Tools also Featured - HILLSBORO, OR - MARCH 6, 2007 -- Lattice Semiconductor (NASDAQ: LSCC) today announced that it will demonstrate its award winning low-cost 90nm LatticeECP2M and LatticeSC Extreme Performance FPGAs at the Embedded Systems Conference Silicon Valley, San Jose Convention Center, April 3-5, in Booth 642. New mixed signal devices for clock and power management, particularly well suited for embedded applications, also will be featured, as well as the LatticeMico32 32-bit soft microprocessor and the Lattice ispLEVER( software design tool suite. Lattice also announced that Gordon Hands, director of strategic marketing/Silicon Valley, will present his paper, "High-Performance Image Interfaces in Low-Cost Programmable Logic," which addresses the practical implementation in a low-cost FPGA of high-speed source-synchronous LVDS interfaces for transferring image data at speeds up to 595 Mbps. The presentation, designated ESC 327, will be Wednesday, April 4 from 11:00-12:30 in the Plaza meeting room of the Crown Plaza Hotel, which is directly across the street from the Convention Center. About Lattice FPGAs and PLDs The new 90nm LatticeECP2M FPGAs combine an efficient FPGA fabric with dedicated high-performance DSP blocks and SERDES I/O for high-volume, low-cost applications. The Extreme Performance 90nm LatticeSC FPGAs provide unsurpassed performance and connectivity for high-speed applications. LatticeXP non-volatile FPGAs combine SRAM and embedded Flash technologies to provide infinite reconfigurability and easy field upgrades. Lattice MachXO non-volatile crossover programmable logic devices support applications traditionally addressed by high density CPLDs or low capacity FPGAs, but with a more comprehensive and cost-effective architecture and technology. About Lattice Mixed Signal Devices The new Power Manager II devices replace power management functions typically requiring multiple ICs, including Reset Generators, Voltage Supervisors, Sequencers and Trackers. Lattice's ispClock( devices substantially reduce the clock network design effort, providing faster time to market, reduced board space and improved manufacturability and reliability. About the LatticeMico32 Microprocessor The LatticeMico32 microprocessor is a comprehensive, high performance and easy to use 32-bit processor solution. The LatticeMico32 microprocessor is unique among those offered by FPGA vendors in that the generated microprocessor and selected peripheral HDL code are licensed under Lattice's Open Source license agreement. This unique license allows users to ensure that their proprietary designs remain proprietary and allows the implementation and distribution of hardware without the need for a separate license agreement. About Lattice Semiconductor Lattice Semiconductor Corporation provides the industry's broadest range of Programmable Logic Devices (PLD), including Field Programmable Gate Arrays (FPGA), Complex Programmable Logic Devices (CPLD), Mixed-Signal Power Management and Clock Generation Devices, and industry-leading SERDES products. Lattice continues to deliver "More of the Best" to its customers with comprehensive solutions for system design, including an unequaled portfolio of high-performance, non-volatile and low-cost FPGAs. Lattice products are sold worldwide through an extensive network of independent sales representatives and distributors, primarily to OEM customers in communications, computing, industrial, consumer, automotive, medical and military end markets. For more information, visit http://www.latticesemi.com Statements in this news release looking forward in time are made pursuant to the safe harbor provisions of the Private Securities Litigation Reform Act of 1995. Investors are cautioned that forward-looking statements involve risks and uncertainties including market acceptance and demand for our new products, our dependencies on our silicon wafer and software suppliers, the impact of competitive products and pricing, technological and product development risks and other risk factors detailed in the Company's Securities and Exchange Commission filings. Actual results may differ materially from forward-looking statements. |
|
|
|
|
All
material on this site copyright © 2006 techfocus media, inc.
All rights reserved.
FPGA and Structured ASIC Journal Privacy Statement |