HOME :: JOB LISTINGS :: WEBCASTS :: ARCHIVES :: MEDIA KIT :: SUBSCRIBE :: FORUMS


PR Newswire
Jan 24, 2007 08:00 ET

Altera FPGAs Address Design Challenges at DesignCon 2007

SAN JOSE, Calif., Jan. 24 /PRNewswire-FirstCall/ --
What: High-end FPGAs, structured ASICs, design tools as well as
protocol solutions from Altera Corporation (NASDAQ:ALTR)
and its
partners will be on exhibit at DesignCon 2007. Taking place Jan. 29
to Feb. 1 in Santa Clara, Calif., visitors to Altera's booth no.
503 will:

- Discover how the award-winning 65-nm Stratix(R) III FPGAs,
HardCopy(R) II structured ASIC family and software design tools
deliver the highest performance with the lowest power in
the industry.

- Witness the industry's fastest production FPGA serial
transceivers operating error free on 1 m of FR-4 backplane and
15 m of PCI Express cable.

- See the first demonstration showcasing the interoperability of
Altera's Stratix II GX FPGA, running Sarance Technologies'
Interlaken intellectual property (IP) core which includes five
channels at 6.375 Gbps, with Cortina's CS3477, the market's
highest-density, bandwidth-doubling 10 Gbps Ethernet MAC
Aggregator IC.

Visitors to the conference can also attend technical presentations from Altera and its partners:

Tuesday, January 30th

9:20 a.m. - 10:00 a.m. Equalization Challenges Presented by Altera
for 6-Gbps Transceivers and Mentor Graphics
Addressed by PELE- Corporation
A Software-Focused Solution

10:15 a.m. - 10:55 a.m. Calibration Techniques for Presented by Altera
High-Bandwidth
Source-Synchronous Interfaces

2:00 p.m. - 2:40 p.m. Serial Protocol Compliance Presented by Altera
of FPGA-Integrated
Mixed-Signal Transceiver

2:00 p.m. - 2:40 p.m. Digitally Assisted Adaptive Presented by Altera
Equalizer in 90 nm With
Wide-Range Support From
2.5 Gbps-6.5 Gbps

Wednesday, January 31st

9:40 a.m. - 10:20 a.m. FPGA Design for Signal Presented by Altera
and Power Integrity

2:50 p.m. - 3:30 p.m. Pre-Emphasis and Presented by Altera,
Equalization Parameter Mentor Graphics
Optimization With Fast, Corporation and
Worst-Case/Multibillion- Molex Incorporated
bit Verification

Additional demonstrations of advanced applications and design solutions supporting Altera's devices will be shown in partner booths, including Bogatin Enterprises (booth no. 622), Mentor Graphics Corporation (booth no. 604) and Molex Incorporated (booth no. 301).

When: January 29 to February 1, 2007

Where: Santa Clara Convention Center
Booth 503
Santa Clara, Calif



 

All material on this site copyright © 2006 techfocus media, inc. All rights reserved.
FPGA and Structured ASIC Journal
Privacy Statement