HOME :: JOB LISTINGS :: WEBCASTS :: ARCHIVES :: MEDIA KIT :: SUBSCRIBE :: FORUMS


PR Newswire
October 04, 2006 05:30 AM Pacific Time

QuickLogic PolarPro: Leader in Lowest Power FPGAs in Production

300,000 Logic Gates With Embedded SRAM at 5μAmps Available in Production Quantities Today
On Schedule Production Release of Two New PolarPro Devices Establishes QuickLogic’s Commitment to Bring Product to Market Quickly

SUNNYVALE, Calif.--(BUSINESS WIRE)--QuickLogic® Corporation (NASDAQ:QUIK), the lowest power programmable logic leader, today announced they have broken new ground in FPGA power consumption with the PolarPro QL1P300 and QL1P200. These 300,000 and 200,000 gate devices with embedded SRAM have been sampling since June 2006 and are now available in fully qualified, production quantities.

These devices are the third and fourth members of the PolarPro family of FPGAs reaching full production status, joining the QL1P075 and QL1P100, announced in May 2006. By combining the flexibility and fast development times of FPGAs with ASIC-like density and very low power consumption, the QL1P200 and QL1P300 create solutions for consumer electronics products such as Smartphones, Personal Media Players (PMPs), portable navigation devices, and industrial handheld products.

To address the critical issue of integrating more peripherals, such as hard disk drives, Wi-Fi chipsets and Mobile TV chipsets, into handheld products, while minimizing energy consumption, PolarPro FPGAs provide engineers with advanced energy-savings techniques. Both the QL1P200 and QL1P300 have a “clock gate” feature allowing designers to directly disconnect the clock trees in the PolarPro device on the fly without having to worry about “glitches” or “runt clocks.” As a result, engineers can implement efficient clock management schemes and lower the dynamic power consumption significantly.

“QuickLogic continues to supply the industry with the leading FPGAs for consumer applications by combining the critical features of low power, high performance and high density,” said Brian Faith, QuickLogic’s Senior Director of Marketing. “Our ultra low-power products extend battery life by as much as 4x giving our customers a significant advantage over their competitors.”

Technical Highlights

The QL1P300 and QL1P200 features include a Very Low Power (VLP) mode in which the device draws less than 5μA of standby current, a level never before seen for FPGAs of this density. The VLP mode also retains the state of the device, including IOs, which greatly simplifies system design. The PolarPro family of devices includes a highly flexible embedded RAM block with built in FIFO controller logic, which enables fast guaranteed performance and cost effective implementations. For additional technical details on the PolarPro family of FPGAs, go to www.quicklogic.com/polarpro.

Software Support

The QL1P200 and QL1P300 are supported in QuickWorks 9.8.2 available for download from http://www.quicklogic.com/software_download.

Availability and Pricing

The QL1P300 and QL1P200 is now in production and is packaged in a 17x17, 256 balls Thin Fine-pitch Ball Grid Array (TFBGA). Pricing starts at $5 in high volume quantities. For additional information, please visit www.quicklogic.com/polarpro.

About QuickLogic

QuickLogic Corporation (NASDAQ:QUIK) is the leading provider of the lowest power programmable logic solutions for the portable electronics, industrial, communications and military markets. Our latest products, PolarPro™, Eclipse II™ and QuickPCI™ are being used to implement bridge and control solutions in embedded systems requiring Wi-Fi, DVB_H and IDE or CE-ATA-based disk drives. QuickLogic's proprietary ViaLink® technology offers significant benefits, for programmable logic, including the lowest power, instant on capability and bulletproof intellectual property security. The company is located at 1277 Orleans Drive, Sunnyvale, CA 94089-1138. Web site www.quicklogic.com

 

 

 

 

 

All material on this site copyright © 2006 techfocus media, inc. All rights reserved.
FPGA and Structured ASIC Journal
Privacy Statement