HOME :: JOB LISTINGS :: WEBCASTS :: ARCHIVES :: MEDIA KIT :: SUBSCRIBE :: FORUMS


PR Newswire
Sep 11, 2006 08:00 ET

Actel Demonstrates Strength of High-Reliability FPGAs at MAPLD 2006

At the 9th annual Military and Aerospace Programmable Logic Device (MAPLD) International Conference, Actel Corporation will showcase its industry-leading nonvolatile FPGAs for the military and aerospace industries. A long-time leader in this arena, Actel will highlight the key benefits of its single-chip FPGA technologies -- from reliability to security -- during several presentations at the conference.

Topics of discussion will include:

* Reliability and radiation updates for RTAX-S and ProASIC Plus FPGAs

* Testing results for new package technologies

* Hardware/software tools for design assurance

* Prototyping RTAX-S devices using flash FPGAs

* Description of the mixed-signal Actel FusionTM Programmable System
Chip

With its partner Aldec Corporation, the company plans to demonstrate both flash prototyping and tools for DO-254 design assurance at its booth.

Where/When: September 26-28, 2006
Atrium Ballroom, Booth #11
Ronald Reagan Building and International Trade Center
Washington, D.C.
For full details, please visit: http://klabs.org/mapld06

For more information or to schedule an interview, please contact:
Stephanie Mrus Mark Plungy
Actel Corporation Porter Novelli
Phone: +1-650-318-4614 Phone: +1-408-369-4675
Email: stephanie.mrus@actel.com Email: mark.plungy@porternovelli.com

About Actel

Actel Corporation is the leader in single-chip FPGA solutions. The company is traded on the NASDAQ National Market under the symbol ACTL and is headquartered at 2061 Stierlin Court, Mountain View, Calif., 94043-4655. For more information about Actel, visit http://www.actel.com/ . Telephone: 888-99-ACTEL (992-2835).

The Actel name and logo are registered trademarks of Actel Corporation. The Actel Fusion name and logo is a trademark of Actel Corporation. All other trademarks and service marks are the property of their respective owners.

 

 

 

 

 

All material on this site copyright © 2006 techfocus media, inc. All rights reserved.
FPGA and Structured ASIC Journal
Privacy Statement