 |
|
|
|
|
|
EVE to Exhibit Hardware-Assisted Verification Platform at DesignCon; Continuous Demonstrations of ZeBu Planned DesignCon 2006 SAN JOSE, Calif. & PALAISEAU, France--(BUSINESS WIRE)--Feb. 6, 2006--EVE will demonstrate its new, ultra high-speed hardware-assisted verification platform tomorrow and Wednesday (February 7-8) from 12:30-6:30 p.m. at DesignCon 2006 at the Santa Clara Convention Center, Santa Clara, Calif. EVE's ZeBu (for Zero Bugs) employs a breakthrough hardware and software architecture that removes the drawbacks of traditional field programmable gate array (FPGA)-based verification systems. It offers debugging and ease-of-use capabilities of the best hardware emulation systems with the performance and price of FPGA prototypes. Using ZeBu, systems-on-chip (SOC) design teams can accelerate hardware debugging as well as integrate and test embedded software. At DesignCon, EVE will demonstrate ZeBu-UF, its new PCI card-based system. ZeBu-UF will run an MPEG4 decoder processing a video clip at 32MHz, which is faster than the speed of the actual MPEG4 decoder. The demo shows the simultaneous debug of hardware and software, also known as hardware/software co-verification. Details on EVE and its ZeBu can be found at: http://www.eve-usa.com. For more information on DesignCon, visit: http://www.designcon.com/2006. About EVE EVE offers the fastest verification and most cycles per dollar by combining the best aspects of traditional emulation and rapid prototyping systems into a single, unified environment for ASIC and SoC debugging, and embedded software validation. Its headquarters in the United States is San Jose, Calif. Telephone: (408) 881-0440. Fax: (408) 904-5800. Its corporate headquarters is located in Palaiseau, France. Telephone: (33) 1 64.53.27.30. Fax: (33) 1 64.53.27.40. Email: info@eve-team.com. Website: http://www.eve-usa.com. EVE acknowledges trademarks or registered trademarks of other organizations for their respective products and services. |
|
|
|
|
All
material on this site copyright © 2006 techfocus media, inc.
All rights reserved.
FPGA and Structured ASIC Journal Privacy Statement |