HOME :: JOB LISTINGS :: WEBCASTS :: ARCHIVES :: MEDIA KIT :: SUBSCRIBE :: FORUMS


PR Newswire
Nov 17, 2005 17:44 ET

Xilinx Sets Up Authorized Training Provider Network to Accelerate the Growth of the PLD Market in Asia Pacific

Eight Partners Operating 22 Training Locations in Ten Countries Deliver World-Class FPGA Design Courses to Electronics Designers Across the Region

SINGAPORE, Nov. 17 /PRNewswire/ -- Xilinx Inc. (NASDAQ:XLNX) today announced the formation of its Authorized Training Provider (ATP) network in Asia Pacific to provide electronics design engineers across the region with world-class FPGA design courses. In the past year, eight ATPs operating 22 training locations in ten countries have been opened, with a total capacity to train over 200 engineers per day or over 50,000 engineers per year* on Xilinx's latest programmable silicon solutions including both Virtex-4 and Spartan-3 90nm FPGA families. Each ATP currently provides 19 international- standard design courses covering FPGA, CPLD, VHDL/Verilog languages, DSP, embedded processing, serial connectivity and PCI solutions. The ATPs were selected because of their strong technical training track record, high-quality training facilities, and experienced training staff in programmable technologies, software and system-level design.

Design engineers can take a free online skills assessment to determine which courses are appropriate for them. They can then enroll and pay for the courses directly with the ATPs or sign up with training credits if their company has purchased a Xilinx Productivity Advantage (XPA) package. For an overview of each ATP, the latest training schedule, a description of all the design courses and the free online skills assessment, visit www.xilinx.com/education/.

"With the wide adoption of programmable technologies in telecommunications, consumer, automotive and industrial applications, we are experiencing high demand from our customers and the electronics design community across the region to learn about the latest PLD design methodology," said Mr. Yang Chiah Yee, Vice President of Sales, Xilinx Asia Pacific. "At the same time, the design cycle has become more complex as PLDs have integrated DSP and embedded processing capabilities, thus increasing the market need for engineers that are trained to do programmable system-level design."

"As part of our comprehensive education services framework, we are excited to work with our partners that specialize in training activities to provide the highest-quality, most cost-effective learning experience for our customers," said Mr. David Keefe, Director, Global Services Division, Xilinx Asia Pacific. "Since we are the only PLD player in the region with an ATP network, we have the best training resources and facilities to help local electronics design engineers learn how to complete their programmable designs faster, cheaper and with optimal system-level performance."

About Xilinx's Authorized Training Provider Network in Asia Pacific
Xilinx's ATP network across the region includes the following partners:

Country Authorized Training Provider Website/Email

Australia Dingo Electronics www.dingo-electronics.com.au
China E-Elements www.e-elements.com
India Sandeepani Programmable
Solutions www.sandeepani-vlsi.com
Korea ENGSoftwww.engsoftkorea.com
Malaysia Activemedia Innovation www.activemedia.com.sg
Symmid Corporation www.symmid.com
New Zealand Dingo Electronics www.dingo-electronics.com.au
Singapore Activemedia Innovation www.activemedia.com.sg
Taiwan Ulinx Corp www.ulinx.com.tw
Thailand Activemedia Innovation www.activemedia.com.sg
Vietnam OE-GALAXY training_oegalaxy@pmail.vnn.vn


For an overview of each ATP, the latest training schedule, a description of all the design courses and the free online skills assessment, visit www.xilinx.com/education/. For more information, contact the Xilinx Asia Pacific customer training team at education_ap@xilinx.com or +852-2424-5200.

About Xilinx

Xilinx Inc. is the worldwide leader in complete programmable logic solutions. For more information, visit www.xilinx.com.

* based on 5-day work week, 50 work weeks per year

Web site: http://www.xilinx.com/



 

All material on this site copyright © 2006 techfocus media, inc. All rights reserved.
FPGA and Structured ASIC Journal
Privacy Statement