|
|
|
EVE to Present Paper on Hardware-Assisted Verification During EDA&T-Taiwan; Will Describe Co-Emulation Between Emulation and Simulation With Design Example
SAN JOSE, Calif. & PALAISEAU, France--(BUSINESS WIRE)--July 27, 2005--EVE (Emulation and Verification Engineering) will present a conference paper at the 13th EDA & Test-Taiwan Conference & Exhibition titled, "VCS/Reference Verification Methodology (RVM) and SystemVerilog Assertions (SVA) with hardware-assisted verification platform." The paper, given by Lauro Rizzatti, vice president of worldwide marketing and general manager of EVE-USA, will be presented Thursday, July 28, at 10:20 a.m. in Seminar Room 4 at the Taipei International Convention Center in Taipei, Taiwan. It will describe co-emulation between a hardware-assisted verification platform and VCS via the RVM channel class and support for SVA. It will use as an example SystemVerilog transaction-level testbenches executed to stimulate and monitor designs at MHz speed using a hardware-assisted platform. Details of how the design can be debugged accurately at the cycle level will be described as well. EVE is noted for its hardware-assisted verification platform ZeBu -- for Zero Bugs -- that exploits a breakthrough hardware and software architecture to remove drawbacks of field programmable gate array (FPGA)-based systems. It offers the debugging and ease-of-use of the best emulator with the performance and price of the FPGA prototype. Through one unified platform and one design model, teams designing systems-on-chip (SoCs) can accelerate hardware debugging as well as embedded software development. Details on EVE and its ZeBu can be found at: http://www.eve-team.com. For more information on EDA&T, visit: http://www.edatexpo.com. About Emulation and Verification Engineering EVE (Emulation and Verification Engineering) pioneers a new approach to hardware-assisted verification that combines the best aspects of traditional emulation and rapid prototyping systems into a single, unified environment for both ASIC/SoC debugging and embedded software validation. Its headquarters in the United States is San Jose, Calif. Telephone: (408) 881-0440. Fax: (408) 904-5800. Its corporate headquarters is located in Palaiseau, France. Telephone: (33) 1 64.53.27.30. Fax: (33) 1 64.53.27.40. Email: info@eve-team.com. Website: http://www.eve-team.com. EVE acknowledges trademarks or registered trademarks of other organizations for their respective products and services.
|
|
|||
|
|
All
material on this site copyright © 2006 techfocus media, inc.
All rights reserved.
FPGA and Structured ASIC Journal Privacy Statement |