HOME :: JOB LISTINGS :: WEBCASTS :: ARCHIVES :: MEDIA KIT :: SUBSCRIBE :: FORUMS

ARCHIVES - JUNE 2006

FEATURE ARTICLES

Logic Lockdown
Design Security Part 2
(June 27, 2006)

Security Blanket
Protecting Your System in an Age of Paranoia

(June 20, 2006)

Catapult Levels Up
Mentor Attacks ESL Subsystem Design
(June 13, 2006)

Complex ASIC Timing Verification Converges with FPGA-Based Designs
by Alessandro Fasan, Altera Corporation
(June 13, 2006)

Domesticating DSP
The Shifting Sands of Datapath Design
(June 6, 2006)

Should You Reuse RTL?
by Tom Dewey, Mentor Graphics Corporation

(June 6, 2006)

NEWSLETTERS

June 27, 2006 :: volume XI, no. 13

June 20, 2006 :: volume XI, no. 12

June 13, 2006 :: volume XI, no. 11

June 6 , 2006 :: volume XI, no. 10

PRESS RELEASES

June 27, 2006

Nallatech Unveils the First High-Performance Computing Family of FPGA-based Products Hosted in IBM BladeCenters; Nallatech launches new HPC offerings at the International Supercomputing Conference (ISC) 2006

Atmel Offers Seamless 802.15.4/ZigBee Migration for AVR-based Embedded Sensor and Control Applications

June 26, 2006

NANOIDENT Technologies AG Announces New Biometrics Division and Appoints Managing Director; New Organic Semiconductor-Based Biometric Sensors to Improve Recognition Accuracy and Identity Theft Protection

HyperTransport Consortium Announces New HTX OEM Reference Design Kit; University Of Mannheim Develops Reference Design Kit to Enable Rapid Deployment of HTX Peripherals

SGI Launches New Mid-Range Altix 450 Servers and Doubles Performance of Altix 4700 Blades

Actel's Four-Million System Gate Prototyping Solution Saves Time and Mitigates Costly Risks for Space Flight FPGAs

Xilinx Delivers ISE 8.2i - A Complete Logic Design Solution for the New 65NM Virtex-5 FPGA Family

June 20, 2006

Product Training Modules (PTM(R)) Take Off at Digi-Key; Tools for the Design Engineer's Toolbox - Online, On Demand

June 19, 2006

Lattice Delivers Comprehensive IP Portfolio For LatticeSC Extreme Performance FPGAs

Lattice Expands ispClock5300S Family of Clock Distribution Devices

IDT Enhances Efficiency of Next-Generation Wireless Infrastructures with Industry's Only Pre-Processing Switch

Synplicity Facilitates Open IP Encryption Methodology Standard; Methodology Enables Designers to Use Protected IP Throughout the Design Flow; Supports Tool Interoperability

Altera's Stratix II FPGAs Provide Complete Design Security Solution for Protection of Intellectual Property

June 15, 2006

SigmaTel Selects SPIRIT's High-Performance Audio Software for Portable Media Player ARM Technology-Based SoCs

June 14, 2006

Integrated Materials' SiFusion Boats Selected By Aviza Technology; Pure Poly Silicon 300 mm Boats to Serve Critical High-temperature Process

Xilinx CoolRunner-II CPLDs Adopted in Wilcom's Handheld Information Terminal Manufactured by Sharp

June 12, 2006

Virginia Tech Wins Challenge X 2006 Hybrid Vehicle Competition With Design Based on NI CompactRIO; National Instruments Joins U.S. Department of Energy and General Motors in Honoring Engineering Students

TeraChip Chooses Xilinx Virtex-4 FX FPGAS to Offer Single Chip Solutions

Mentor Graphics Introduces Catapult SL, the First High-Level Synthesis Tool to Create High-Performance Subsystems from Pure ANSI C++

June 8, 2006

E Ink Selects Actel's Flash-Based FPGAs for Use in Next-Generation Electronic Paper Display Controller

June 7, 2006

Avnet Memec Merger Earns Kudos from Customer

June 6, 2006

PLDA and ELTEC Elektronik Collaborate on 16-Channel PCI Express(R) High-End Frame Grabber for Security Applications

Ember's EM260 offers the most flexible path to ZigBee integration; Ember's co-processor features new EZSP flexible interface and development kit for rapid integration of ZigBee with any microcontroller

XtremeData Picks Altera's Stratix II FPGAs to Deliver Processor Acceleration for AMD(TM) Opteron Processor-Based Systems

June 5, 2006

ChipX Announces New Development Kit with PCI Express PHY for CX6100 Structured ASICs; Use of Same PCIe PHY in Prototype Environment, Structured ASIC Family Simplifies Migration to Volume Production; Speeds Development

EVE Expands Hardware Verification Platform Family; Rolls Out ZeBu-UF4, Adds RTL Front End to ZeBu Compiler

Altera and MorethanIP Deliver First IEEE 1588 Protocol Solution for FPGAs

National Semiconductor Sets New Performance Standard with Ultra-High-Speed Analog-to-Digital Converters

Lattice and Northwest Logic Deliver PCI Express X1, X4 and X8 Solutions

All material on this site copyright © 2006 techfocus media, inc. All rights reserved.
FPGA and Structured ASIC Journal
Privacy Statement